

Figure 1




Figure 2




Figure 3 (a)




Figure 3 (b)




Figure 4 (a)




Figure 4 (b)

Computer System 100




Figure 5




Figure 6

Synthesis with Scheduling




Figure 7

Scheduling
Preprocessing





Figure 8



Scheduling Using Templates

Figure 9




Figure 10

```
module loopex8 ( c, x, y, z, clock);
input [1:0] x, y, z;
input clock ;
output [2:0] c;
reg [2:0] c;
reg [2:0] p;

always begin
    forever begin : theloop
        c <= x - p;
        @(posedge clock) ;
        p = y + z;
        @(posedge clock) ;
    end
end

endmodule
```

Figure 11





Figure 12



$$n = 2$$

Figure 13a




Figure 13b

0000 0000 0000 0000 0000 0000 0000 0000




Figure 14

```
module write4 ( w, x, clock);  
  input [15:0] x ;  
  input clock ;  
  output [31:0] w;  
  reg [32:0] w;  
  reg [15:0] x1 ;  
  reg [15:0] x2 ;  
  
  always begin 1530  
    forever begin : writeloop 1530  
      x1 <= x ;  
      @(posedge clock) ; 1530  
      x2 <= x ;  
      w <= x1 * x2 ;  
    end  
  end  
endmodule
```

Figure 15




Figure 16




Figure 17a




Figure 17b

www.embibe.com




Figure 18

```

module afterl ( c, x, y, z, clock);
  input [1:0] x, y, z;
  input clock ;
  output [2:0] c;
  reg [2:0] c;
  reg [2:0] p;

  always begin
    @(posedge clock);
    forever begin
      c <= #24 x - p;
      @(posedge clock);
      p = y + z;
      @(posedge clock);
    end
  end
endmodule

```

Figure 19 (a)

```

entity afterl is
  port(
    c : out integer range 0 to 7;
    x, y, z : in integer range 0 to 3;
    clock : in bit
  );
end afterl;

architecture behavioral of afterl is begin
  process
    variable p : integer range 0 to 7;
  begin
    wait until clock'event and clock = '1';
    loop
      c <= transport x - p after 24 ns;
      wait until clock'event and clock = '1';
      p := y + z;
      wait until clock'event and clock = '1';
    end loop;
  end process;
end behavioral;

```

Figure 19 (b)




Fig. 20






Fig. 23






Fig. 24
CDFG Nodes




Fig. 26




Fig. 25

C-Step	Loop Iterations	
	1	2
0	3110	3120
1	3120	3110
2		
3		
4		
5		
6		

Figure 27




Figure 28